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In this paper, we investigated the dose window of forming a continuous buried oxide (BOX) layer by single implantation at the 
implantation energy of 200 keV. Then, an improved two-step implantation process with second implantation dose of 3×1015 cm−2 
was developed to fabricate high quality separation by implanted oxygen (SIMOX) silicon on insulator (SOI) wafers. Compared 
with traditional single implantation, the implantation dose is reduced by 18.2%. In addition, the thickness and uniformity of the 
BOX layers were evaluated by spectroscopic ellipsometry. Defect-free top Si as well as atomic-scale sharp top Si/buried oxide 
interfaces were observed by transmission electron microscopy, indicating a high crystal quality and a perfect structure of the SOI 
fabricated by two step implantation. The top Si/BOX interface morphology of the SOI wafers fabricated by single or two-step 
implantation was also investigated by atomic force microscopy. 
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Silicon-on-insulator wafers offer a number of advantages 
over bulk silicon wafers, such as high speed operation, low 
power consumption, anti-radiation, simple process and 
greater packaging densities. Now, it has been widely used in 
low-power/low-voltage and high-speed ultra-large-scale 
integrated (ULSI) circuits [1], micro-electro-mechanical 
system (MEMS) [2−4], high-voltage power devices [5] and 
optical waveguides [6]. Separation by implanted oxygen 
(SIMOX) is one of the leading techniques for synthesizing 
SOI wafers because it provides an excellent thickness uni-
formity of both the top Si and buried oxide (BOX) layers. 
Traditionally, the most widely used high dose SIMOX wa-
fer is produced by implantation of more than 1.8×1018 cm−2 
16O+ at 550°C, which results in a BOX layer thickness of 
about 400 nm. However, the high dose implantation gives  
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rise not only to a high density of threading dislocations in 
the top Si layer, but also to a high production cost. In recent 
years, there has been a growing interest in low/me-
dium-dose SIMOX (dose <1×1018 cm−2) [7], with a BOX 
layer thickness of 50−200 nm, because of potential techno-
logical and economic advantages over high-dose SIMOX. 
These involve drastically reduced production cost and 
threading dislocations, improved device performance and 
thermal conductivity. For instance, it is reported that a thin 
BOX layer formed by low dose oxygen implantation is ef-
fective on reducing the self heating effect in metal-oxide- 
semiconductor field effect transistors [8]. However, as the 
implantation dose is reduced, the BOX layer tends to have 
discontinuities including breaks and high density of silicon 
islands. It is reported that Si islands are responsible for in-
creased electrical leakage current through the BOX [9], or in 
extreme cases, its dielectric breakdown [10]. Many efforts 
 Wei X, et al.   Chinese Sci Bull   February (2011) Vol.56 No.4-5 445 
have been made over the past years to fabricate high quality 
low dose SIMOX wafers [7,11,12], such as internal oxida-
tion [13−15] and dose energy match implantation [16−18], 
but they mainly focused on the optimization of the anneal-
ing process or dose windows at variable implantation en-
ergy. Apart from that, a novel technique is presented to im-
prove the continuity of the BOX layers of SIMOX by in-
troducing an additional ion-induced defect implantation step 
at room temperature [19]. This technique does not involve 
any variation of the post implantation annealing, but rather 
modifies the implantation process itself. It is shown that the 
SIMOX with a continuous BOX layer can be achieved by 
the two-step implantation process; however, the defects 
including twins and pyramidal stacking faults were ob-
served at the top Si/BOX interfacial region [19]. 
In this paper, we investigated the dose window for form-
ing a continuous BOX layer at the implantation energy of 
200 keV. Then, an improved two-step implantation process 
was proposed to fabricate high quality SIMOX SOI wafers. 
In addition, the authors investigated the cross-sectional 
structure of the SOI wafers by transmission electron mi-
croscopy (TEM). Finally, comparisons of the top Si/BOX 
interface morphology of the SOI wafers fabricated by single 
or two-step implantation were also discussed. 
1  Experimental details 
Oxygen ions (16O+) with doses of 3.6×1017, 4.0×1017 and 
4.4×1017 cm−2 were implanted into 150-mm p-type (100) 
Czochralski Si wafers at 200 keV. The wafer temperature 
was kept at 550°C during the implantation. Subsequently, 
the second implantation was performed at room temperature 
with the dose of 3×1015 cm−2 at 190 keV. All the 
as-implanted wafers were annealed at 1350°C in a mixed 
atmosphere (5% oxygen and 95% argon) for 8 h. The BOX 
thickness uniformity of the wafers was evaluated by spec-
troscopic ellipsometry (SE). The authors also investigated 
the cross-sectional structure of the SIMOX wafers by 
transmission electron microscopy (TEM). The top Si layers 
of the SIMOX wafers were etched by a 5% tetrame-
thyl-ammonium hydroxide (TMAH) solution heated to 
55°C until the upper surface of the BOX layers was exposed, 
and then, the top Si/BOX interface morphology was char-
acterized by atomic force microscopy (AFM). 
2  Results and discussion 
In order to evaluate the thickness uniformity of the BOX 
layers, all the samples were measured by SE at 49 locations 
over the entire wafers. The thickness variations of the BOX 
layers are shown in Figure 1. 
As shown in curve A, the BOX thickness variations of 
the SIMOX SOI wafers fabricated by single implantation
 
Figure 1  The relationships of BOX thickness variations versus impla- 
ntation doses. 
are demonstrated. Clearly, with the increase of the implan-
tation dose, the thickness variations of the BOX layers are 
dramatically reduced from 14.8 nm to 2.4 nm. These results 
indicate that a uniform BOX layer was formed at the im-
plantation dose of 4.4×1017 cm−2. It also can be confirmed 
by the result of cross-sectional electron transmission mi-
croscopy (XTEM).  
The cross-sectional structure of the SOI wafer fabricated 
by single implantation with the dose of 4.4×1017 cm−2 is 
shown in Figure 2(a). Clearly, the sandwich-like structure 
including the top Si layer, BOX, and Si substrate can be 
easily distinguished, and the sharp interfaces can be readily 
observed. A high-resolution TEM image of the interfacial 
region between the top Si layer and the BOX is shown in 
Figure 2(b). An atomic-scale sharp interface without undu-
lation is clearly demonstrated. No discernable defects can 
be observed, which indicates a high crystal quality of the 
top Si layer. It is well known that the dose window for 
forming a continuous BOX layer is about 4×1017 cm−2 at 
180 keV [7]. In consideration of the strong dependence of 
implantation dose on acceleration energy [16−18], the im-
plantation dose needed to form a continuous BOX layer at 
200 keV is more than 4×1017 cm−2. Based on the results of 
SE and XTEM, it is suggested that the dose window at 200 
keV is about 4.4×1017 cm−2.  
The single implantation dose of 3.6×1017 cm−2 at 200 
keV is far below the dose window of 4.4×1017 cm−2. This 
implantation dose, therefore, is not sufficient to form a uni-
form BOX layer. The cross-sectional structure of the SOI 
wafer fabricated by single implantation with the dose of 
3.6×1017 cm−2 is shown in Figure 3.  
Local thinning of the BOX layer as well as interfacial 
undulation is clearly observed, verifying the BOX thickness 
variation of 14.8 nm measured by SE. However, the uniform 
BOX layers are achieved by two step implantation with the 
doses below the dose window. As shown in curve B of Fig-
ure 1, the BOX thickness variations of the SIMOX SOI wa-
fers fabricated by two-step implantation are demonstrated. 
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Figure 2  (a) XTEM image of the SOI fabricated by single implantation 
with the dose of 4.4×1017 cm−2; (b) high-resolution TEM image of the top 
Si/BOX interfacial region. 
 
Figure 3  XTEM image of the SOI fabricated by single implantation with 
the dose of 3.6×1017 cm−2. Note that interfacial undulation can be observed. 
With the increase of the implantation dose, the thickness 
variations of the BOX layers are slightly increased from 1.8 
to 3.0 nm. All these values are comparable to that of the 
SOI wafer fabricated by single implantation with the dose 
of 4.4×1017 cm−2, indicating uniform BOX layers are 
achieved by two step O+ implantation.  
The cross-sectional structure of the SOI wafer fabricated 
by two step implantation with the dose of 3.63×1017 cm−2 is 
shown in Figure 4(a). A uniform BOX layer and sharp in-
terfaces are observed, revealing the perfect structure of the 
SOI wafer. Compared with the dose window of 4.4×1017 
cm−2, the implantation dose is reduced by 18.2%, indicating 
effective decrease of implantation dose achieved by the 
two-step implantation. Compared with the SOI fabricated 
by single implantation with the dose of 3.6×1017 cm−2, the 
BOX thickness of the SOI fabricated by two step implanta-
tion with the dose of 3.63×1017 cm−2 increases from 91.1 to 
123.8 nm, while the thickness variation decreases from 14.8 
to 1.8 nm, respectively. The difference between these two 
samples in thickness and uniformity of the BOX layers can 
be explained by the different implantation processes. It is 
reported that the ion-induced defect morphology near the 
ions’ range (Rp) caused by second implantation is effective 
to facilitate or promote the formation of a high quality BOX 
layer [19]. During the second implantation at room tem-
perature, the region near Rp (where the BOX forms during 
subsequent annealing) is selectively amorphized so that the 
affected layer will recrystallize during the post-impla- 
 
Figure 4  (a) XTEM image of the SOI fabricated by two-step implanta-
tion with the dose of 3.63×1017 cm−2; (b) high-resolution TEM image of the 
top Si/BOX interfacial region. 
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ntation annealing to form polycrystal. Diffusion of oxygen 
is promoted along the grain boundaries of the polycrystal 
within the layer, and it is thought to facilitate the formation 
of the BOX layer during high temperature annealing [19].  
Moreover, the process optimization of the two-step im-
plantation was also achieved in this experiment. In Hol-
land’s work, the second implantation with the dose of 
1×1015 cm−2 was found to be optimum for forming a poly-
crystalline layer spatially matched to the desired BOX. De-
fects including twins and pyramidal stacking faults were 
still observed at the top Si/BOX interfacial region of the 
SOI wafer [19]. However, the second implantation with the 
dose of 3×1015 cm−2 was performed in this experiment. As 
shown in Figure 4(a), sharp and straight interfaces can be 
observed. Also in Figure 4(b), defect-free top Si as well as 
atomic-scale sharp top Si/BOX interface without undulation 
was demonstrated, manifesting a higher crystal quality of 
the top Si than that of Holland’s work.  
The interface quality of the top Si/BOX layers signifi-
cantly influences the performance of devices especially for 
fully depleted CMOS devices built on SOI wafers. For in-
stance, the rough interface scatters the electrons and further 
results in electron mobility and lifetime degradation. 
The upper BOX surface morphology of the SOI fabri-
cated by single implantation with the dose of 4.4×1017 cm−2 
is shown in Figure 5, while that of the SOI fabricated by 
two-step implantation with the dose of 3.63×1017 cm−2 is 
shown in Figure 6. The corresponding root-mean-square 
(RMS) roughness (calculated from a 5 μm×5 μm scan area) 
is 0.659 nm and 1.266 nm, respectively. Clearly, the RMS 
roughness of upper BOX surface of the SOI fabricated by 
two-step implantation is slightly higher than that of the SOI 
fabricated by single implantation. But it is still much better 
than that of high dose SIMOX wafers (usually more than 
2.5 nm). Additionally, compared with Figure 5, more square  
 
Figure 5  AFM image of the upper BOX surface of the SOI fabricated by 
single implantation with the dose of 4.4×1017 cm−2. 
 
Figure 6  AFM image of the upper BOX surface of the SOI fabricated by 
two-step implantation with the dose of 3.63×1017 cm−2. 
mosaics are observed in Figure 6. This morphology is belived 
to reflect the grains of the polycrystal. The Si near Rp is 
selectively amorphized due to the second implantation. In 
the process of the following annealing, the polycrystal is 
formed by the recrystallization of the amorphized Si. 
Meanwhile, the square mosaics are formed by complete 
consumption of the grains of the polycrystal by orienta-
tion-dependent oxidation. The square mosaics morphology 
can be greatly improved by optimizing the annealing proc-
ess of SIMOX, because the convex square mosaics can be 
eliminated after a sufficient period of annealing [20]. 
3  Conclusions 
In this paper, 4.4×1017 cm−2 at 200 keV was found to be the 
dose window for forming a uniform BOX layer, and the 
BOX thickness variation of the obtained SIMOX wafer is 
±1.2 nm. The improved two-step implantation process was 
presented to fabricate high quality SIMOX wafer, and the 
first implantation with dose of 3.6×1017 cm−2 and the second 
implantation with dose of 3.0×1015 cm−2 were performed at 
200 keV and 190 keV, respectively. SE results manifest that 
the SIMOX wafer with the BOX layer of 123.8 nm±0.9 nm 
is achieved successfully by two-step implantation process. 
The results of TEM show sharp interfaces and defect-free 
top Si layer, revealing the perfect structure of the SOI wafer 
fabricated by two-step implantation process. AFM result 
shows a much better top Si/BOX interface morphology than 
that of high dose SIMOX wafers. More importantly, com-
pared with the dose window of the traditional single im-
plantation, the implantation dose is reduced by 18.2%, in-
dicating effective reduction of implantation dose achieved 
by the two-step implantation. Therefore, two-step implanta-
tion process is a more competitive approach to fabricate 
high-quality SIMOX SOI wafers. 
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